

DESCRIPTION

The devices are full bridge drivers to control power devices like MOS-transistors or IGBTs in 3-phase systems with a maximum blocking voltage of +600 V. The six independent drivers are controlled at the low-side using CMOS and LSTTL compatible signals, down to 3.3V logic. The device includes an under-voltage detection unit with hysteresis characteristic and over-current detection. The over-current level is adjusted by choosing the resistor value and the threshold level at pin ITRIP. Both error conditions (under-voltage and over-current) lead to a definite shut down of all six switches. An error signal is provided at the FAULT open drain output pin. The

blocking time after over-current can be adjusted with an RC-network at pin RCIN. Therefore, the resistor R_{RCIN} is optional. The typical output current can be given with 200mA for pull-up and 400mA for pull down. Because of system safety reasons a 0.29us dead time has been realized. The function of inputs EN and ITRIP can optionally be extended with over-temperature detection, using an external NTC resistor, diodes and resistor network.

FEATURES

- Drives up to six IGBT/MOSFET power devices
- All high side channels fully operate up to +600V
- Gate drive supplies up to 18 V per channel
- Under-voltage lockout for all channels
- Over-current protection
- Flexible over-temperature shutdown input
- Advanced input filter
- Built-in dead-time protection
- Shoot-through (cross-conduction) protection
- Independent Enable/disable input and fault reporting
- Shut down all switches during error conditions
- Adjustable fault clear timing
- Separate logic and power grounds
- 3.3 V/5V input logic compatible (positive logic)
- Designed for use with bootstrap power supplies
- Matched propagation delays for all channels
- Matched dead time
- -40°C to 125°C operating range
- SOP28 Package available
- Lead-free

APPLICATIONS


- Appliance motor drives—air conditioners, washing machines, refrigerator, dish washer, Fans
- Servo drives
- Industrial inverters. General purpose three phase inverters

FEATURES COMPARISON

Part	Input Logic	Dead Time	t _{ON}	t _{OFF}	V _{CCUV+}	V _{CCUV-}
PT5616	LIN/HIN	500ns	600ns	600ns	9.5V	9V
PT5616A	LIN/HIN	290ns	500ns	480ns	8.9V	8.2V




TYPICAL APPLICATION



- AHIMAN HUMAN



BLOCK DIAGRAM






ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT5616A-S	SOP28, 300MIL	PT5616A-S

PIN CONFIGURATION





PIN DESCRIPTION


Pin Name	Description	Pin No.			
VCC	Logic and low-side gate drivers power supply voltage	1			
HINU	Logic inputs for high-side gate driver outputs (phase U); input is out-phase with output	2			
HINV	Logic inputs for high-side gate driver outputs (phase V); input is out -phase with output	3			
HINW	Logic inputs for high-side gate driver outputs (phase W); input is out -phase with output	4			
LINU	Logic inputs for low-side gate driver outputs (phase U); input is out -phase with output	5			
LINV	Logic inputs for low-side gate driver outputs (phase V); input is out -phase with output	6			
LINW	Logic inputs for low-side gate driver outputs (phase W); input is out -phase with output	7			
FAULT	Indicates over-current, over-temperature (ITRIP), or low-side under-voltage lockout has occurred. This pin has negative logic and an open-drain output. The use of over-current and over-temperature protection requires the use of external components.	8			
ITRIP	Analog input for over-current shutdown. When active, ITRIP shuts down outputs and activates	9			
	FAULT and RCIN low. When ITRIP becomes inactive, FAULT stays active low for an externally set time t_{FLTCLR} , then automatically becomes inactive (open-drain high impedance).				
EN	Logic input to shutdown functionality. Logic functions when EN is high (i.e., positive logic). No effect on \overline{FAULT} and not latched. EN can also be extended as input of over-temperature protection when equipped with an external NTC resistor.				
RCIN	An external RC network input used to define the FAULT CLEAR delay (t_{FLTCLR}) approximately equal to R*C. When RCIN > 8 V, the FAULT pin goes back into an open-drain high-impedance state.	11			
VSS	Logic ground	12			
COM	Low-side gate drive return	13			
LOW	Low-side gate driver W-phase output	14			
LOV	Low-side gate driver V-phase output	15			
LOU	Low-side gate driver U-phase output	16			
NC.	Not Connected	17			
VSW	High-side driver W-phase floating supply offset voltage	18			
HOW	High-side driver W-phase gate driver output	19			
VBW	High-side driver W-phase floating supply	20			
NC.	Not Connected	21			
VSV	High-side driver V-phase floating supply offset voltage	22			
HOV	High-side driver V-phase gate driver output	23			
VBV	High-side driver V-phase floating supply	24			
NC.	Not Connected	25			
VSU	High-side driver U-phase floating supply offset voltage	26			
HOU	High-side driver U-phase gate driver output	27			
VBU	High-side driver U-phase floating supply	28			



FUNCTION DESCRIPTION


LOW SIDE POWER SUPPLY (VCC, VSS, COM)

VCC is the low side supply and it provides power both to input logic and to low side output power stage. Input logic is referenced to VSS ground as well as the under-voltage detection circuit. Output power stage is referenced to COM ground. COM ground is floating respect to VSS ground with a recommended range of operation of +/-5V, which guarantees enough margin of gate to source voltage, V_{GS}, to driver power devices such as power MOSFET. The built-in under-voltage lockout circuit enables the device to operate at sufficient power on when a typical VCC supply voltage higher than V_{CCUV+} =8.9 is present, shown as FIG1. The IC shuts down all the gate drivers outputs, when the VCC supply voltage is below V_{CCUV} = 8.2 V, shown as FIG1. This prevents the external power devices from extremely low gate voltage levels during on-state and therefore from excessive power dissipation.



HIGH SIDE POWER SUPPLY (VBU-VSU, VBV-VSV, VBW-VSW)

VB to VS is the high side supply voltage. The totally high side circuitry can float with respect to VSS following the external high side power device emitter/source voltage. Due to the internally low power consumption, the whole high side circuitry can be supplied by bootstrap topology connected to VCC, and it can be powered with small bootstrap capacitors. The device operating area as a function of the supply voltage is given in Figure 2.






LOW SIDE AND HIGH CONTROL INPUT LOGIC (HINU, V, W, LINU, V, W)

The Schmitt trigger threshold of each input is designed enough low such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Input Schmitt trigger and advanced noise filter provide beneficial noise rejection to short input pulses. An internal pull-down resistor of about $50k\Omega$ (positive logic) pre-biases each input during VCC supply start-up state. It is anyway recommended for proper work of the driver not to provide input pulse-width lower than 800ns.


SHOOT-THROUGH PREVENTION

The IC is equipped with shoot-through prevention circuitry (also known as cross conduction prevention circuitry). Figure 3 shows how this prevention circuitry prevents both the high- and low-side switches from conducting at the same time. During the inputs controlling high side driver and low side driver are both "low", the both driver outputs are pulled down "low" to shutdown two power devices in the same bridge.



DEAD TIME

This PT5616A features integrated a fixed dead-time protection circuitry. The dead time feature inserts a time period (a minimum dead time) in which both the high- and low-side power switches are held off; this is done to ensure that the power switch being turned off has fully turned off before the second power switch is turned on. This minimum dead time is automatically inserted whenever the external dead time is shorter than DT; external dead times larger than DT are not modified by the gate driver. Figure 4 illustrates the dead time period and the relationship between the output gate signals.



ENABLE INPUT (EN)

The signal applied to pin EN controls directly the output stages. All outputs are set to LOW, if EN is at "low" logic level. The switching levels of the Schmitt-Trigger are here $V_{\text{EN, TH+}} = 2.0$ V and $V_{\text{EN, TH-}} = 1.3$ V. The typical propagation delay time is $t_{\text{EN}} = 400$ ns. There is an internal pull up resistor of about $100k\Omega$, which keeps the gate driver outputs on in case of EN pin floating and is extended to some special purpose.

FAULT INDICATOR (FAULT)

Princeton Technology

FAULT pin is an active low open-drain output indicating the states of the gate driver (see Figure 6). The pin is active (i.e.

forces low voltage level) when one of the following conditions occur:

Corp.

- Under-voltage condition of VCC supply: In this case the fault condition is released as soon as the supply voltage condition returns in the normal operation range (please refer to VCC pin description for more details).
- Over-current detection (ITRIP): The fault condition is latched until current trip condition is finished and RCIN input is released (please refer to ITRIP pin).

OVER CURRENT PROTECTION (ITRIP)

The PT5616A are equipped with an ITRIP input pin. This functionality can be used to detect over-current events in the power ground or DC-bus. Once the IC detects an over-current event through the ITRIP pin, the gate driver outputs are

shutdown, a fault is reported through the FAULT pin, and RCIN is pulled down to Vss.


The level of current at which the over-current protection is activated is determined by the shunt resistor, R_{SHUNT}, placed between power devices source/emitter and VSS, which is shown in the FIG.5. The circuit designer will need to determine the maximum allowable level of motor current in the power ground or DC- bus through the followed equation:

$$I_{MOTOR} = \frac{V_{IT,TH+}}{R_{SHUNT}}$$


The ITRIP comparator threshold, $V_{IT, TH+}$ (typical 0.45 V), is referenced to VSS ground. An internal blank time (typ. t_{BL} = 250 ns) prevents the IC to detect false over-current events.

RCIN input/output pin is used to determine the reset time of the fault condition. As soon as ITRIP threshold is exceeded the external capacitor connected to RCIN is fully discharged. The capacitor is then recharged by the internal RCIN current generator when the over-current condition is finished. As soon as RCIN voltage exceeds the rising threshold of typical $V_{\text{RCIN,TH}} = 8$ V, the fault condition releases and the driver returns operational following the control input pins. The

relationship of FAULT, ITRIP and RCIN is given in the FIG.6.










GATE DRIVER (HOU, V, W, LOU, V, W)

Low side and high side driver outputs are specifically designed for pulse operation and dedicated to drive the power devices such as IGBT and MOSFET. Low side outputs (i.e. LOU, V, W) are state triggered by the respective inputs, while high side outputs (i.e. HOU, V, W) are only changed at the edge of the respective inputs. In particular, after releasing from an under voltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the respective high side output, while after releasing from a under voltage condition of the VCC supply, the low side outputs can directly switch to the state of their respective inputs and don't suffer from the trouble as high side driver.

SEPARATE LOGIC AND POWER GROUNDS

The PT5616A has separate logic and power ground pin (Vss and COM respectively) to eliminate some of the noise problems that can occur in power conversion applications. Current sensing shunt resistors are commonly used in many applications for power inverter protection (i.e., over-current protection), and in the case of motor drive applications, for motor current measurements. In these situations, it is often beneficial to separate the logic and power grounds. Figure 5 also shows an IC with separate V_{SS} and COM pins and how these two grounds are used in the system. The Vss is used as the reference point for the logic and over-current circuitry. Alternatively, the COM pin is the reference point for the low-side gate drive circuitry. The driver output voltage used to drive the low-side gate is V_{LO} -COM.

TIMING DIAGRAM, FIG.7





ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device or make the function abnormal. All the voltage parameters are absolute voltages referenced to VSS unless otherwise stated in the table.

Parameter	Symbol	Min.	Max.	Units
High-side floating supply voltage	V _{B.U.V.W}	-0.3	600	
High-side offset voltage	V _{S·U.V.W}	V _{B.U.V.W} -20	V _{B.U.V.W} +0.3	
High-side gate driver output voltage	V _{HO.U.V.W}	V _{S.U.V.W} -0.3	V _{S.U.V.W} +0.3	
Low-side gate driver output voltage	V _{LO.U.V.W}	COM-0.3	V _{CC} +0.3	
Logic input voltage(HINX, LINX,, ITRIP, EN)	V HINU,V,W	-0.3	20	V
Low-side supply voltage	V _{CC}	-0.3	20	
Logic gate driver return	COM	V _{CC} -20	V _{cc} +0.3	
FAULToutput voltage	V _{FLT}	-0.3	VCC+0.3	V
RCIN input voltage	V _{RCIN}	-0.3	VCC+0.3	V
High-side input pulse width		600	-	ns
Allowable Offset Voltage Slew Rate	DV/DT		50	V/ns
Package power dissipation @ $T_A \leq +25^{\circ}C$	PD	V	1.6	W
Thermal resistance, junction to ambient, SOP28L-W	Rth _{JA}	0	78	°C/W
Junction temperature	TJ	-50	+150	
Storage temperature	Ts	-40	+150	°C
Lead temperature (soldering, 10 seconds)	ANT O	-	300	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Units
Low-side supply voltage	V _{cc}	11	15	18	
High-side Floating Supply Offset Voltage(note1)	V _{S.U.V.W}	V _B -18	-	V _B -11	
High-side Floating Supply Voltage	V _{B.U.V.W}	-10	-	600	
High-side gate driver output voltage	V _{HO.U.V.W}	Vs	-	V _B	
Low-side gate driver output voltage	V _{LO.U.V.W}	COM	-	V _{CC}	V
Logic gate driver return	COM	-3		3	
Logic input voltage	V hinu,v,w V linu,v,w	0	-	5	
EN input voltage	V _{EN}	0	-	V _{CC}	V
FAULT output voltage	V_{FLT}	0	-	V _{cc}	V
RCIN input voltage	Vrcin	0	-	V _{CC}	V
ITRIP input voltage	Vitrip	0	-	V _{CC}	V
IC operating junction temperature	TJ	-40	-	+125	°C

Note1: For VBS=15V, normal Logic operation for VS of -10 V to 600 V. The parameter is only guaranteed by design.



STATIC ELECTRICAL CHARACTERISTICS

(VCC-VSS) = (VB-VS) = 15V. TAMB=25°C unless otherwise specified .the VIN, VTH and IIN Parameters are reference to VSS and are applicable to all six channels. The Vo and IO parameters are referenced to respective Vs and COM and are applicable to the respective output leads. The Vccuv parameters are referenced to VSS. The VBSUV parameters are referenced to VSS.

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Low Side Power Supply Characteristics						
VCC quiescent current	I _{QVCC}	VHINU,V,W =0 or 5V VLINU,V,W =0 or 5V	-	1	1.5	mA
VCC supply under-voltage positive going threshold	V _{CCUV+}		7.9	8.9	10	
VCC supply under-voltage negative going threshold	V _{CCUV-}		7.2	8.2	9.2	V
V _{CC} supply under-voltage lockout hysteresis	V _{CCHYS}		-	0.7	-	
High Side Floating Power Supply Characteristics						
High side VBS supply under-voltage positive going threshold	V _{BSUV+}		6.0	8.0	10.0	
High side VBS supply under-voltage negative going threshold	V _{BSUV-}		5.5	7.5	9.5	V
High side VBS supply under-voltage lockout hysteresis	V _{BSUVHYS}		-	0.5	-	
High side VBS quiescent current	I _{QBS}	V _{BS} =15V	45	65	85	
Offset supply leakage current	I _{LK}	V _B =V _S =600V V _{CC} =0V	-	-	1	μA
Gate Driver Output Section				1		
Output High Short-Circuit Pulse Current	I _{O+}	V _{HO} =V _S =0, V _{HO} =V _B =15V,	-	200	-	mA
Output Low Short-Circuit Pulse Current	lo.	V _{LO} =COM=0, V _{LO} =V _{CC} =15V	-	400	-	IIIA
High level output voltage drop, V _{CC} -V _{LO} , V _{BS} -V _{HO}	Vон	IO+= 20 mA	-	0.8	1.5	V
Low level output voltage drop	VOL	IO-= 20 mA	-	0.3	0.5	V
Allowable Negative VS Pin Voltage for HINU,V,W Signal Propagation to HOU.V.W	V _{SN}	Fixed V_{BS} =15V	-	-10	-	V
Logic Input Section						
Logic"1" Input voltage HINU,V,W and LINU,V,W	Vih		2.5	-	-	
Logic"0" Input voltage HINU,V,W and LINU,V,W	VIL		-	-	0.8	V
Input positive going threshold	V _{IN,TH+}		-	2.0	-	
Input negative going threshold	V _{IN,TH-}		-	1.3	-	
Logic "1" Input bias current	I _{IN+}	V _{IN} =5V	-	0	-	
Logic "0" Input bias current	I _{IN-}	V _{IN} =0	-	100	150	uA
Shut down and protection Section						
RCIN positive going threshold	V _{RCIN,TH}		-	8	-	V
RCIN hysteresis	V _{RCIN,HY}		-	3	-	V
RCIN internal charge current	I _{RCIN}	V _{RCIN} =3V	-	2	-	uA
RCIN low on resistance of pull down MOSFET	R _{ON,RCIN}	I _{SINK} =2mA	-	40	80	Ω
ITRIP positive going threshold	V _{IT,TH+}		0.3	0.45	0.6	V
ITRIP hysteresis	V _{IT,HYS}		40	70	-	mV
"High" ITRIP input bias current	I _{ITRIP+}	V _{IT} =5V	-	50	80	uA
"Low" ITRIP input bias current	I _{ITRIP-}	V _{IT} =0V	-	0	1	uA
Enable positive going threshold	V _{EN,TH+}		-	2.0	2.5	V
Enable negative going threshold	V _{EN,TH-}		0.8	1.3	-	V
"High" enable input bias current	I _{EN+}	V _{EN} =5V	-	100	-	uA
"Low" enable input bias current	I _{EN-}	V _{EN} =0V	-	0	-	uA
FAULT low on resistance	R _{ON,FLT}	I _{SINK} =2mA	-	40	80	Ω



DYNAMIC ELECTRICAL CHARACTERISTICS

(VCC-VSS) =(VB-VS)=15V, $V_{SU,V,W}$ =VSS=COM, and C_{HO} =C_{LO}=1nF unless otherwise specified, TAMB=25°C.


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
VCC operating Vcc supply current	I _{VCCOP}	f <u>LINU,∨,w</u> =20k, f <u>HINU,∨,w</u> =20k,	-	4	6	mA	
Turn-On propagation delay	t _{ON}	V _{HINU,V,W} or V _{LINU,V,W} =0V, V _{S.U.V.W} =5V	250	500	750		
Turn-Off Propagation delay	t _{OFF}	VHINU,V,W or VLINU,V,W =5V, V _{S.U.V.W} =5V	240	480	720		
Turn-On Rise time	t _R	V hinu, v, w or V linu, v, w =0V, V _{S.U.V.W} =5V	-	120	-		
Turn-Off Fall time	t _F	$V_{HINU,V,W}$ or $V_{LINU,V,W}$ =5V, $V_{S,U,V,W}$ =5V	-	50	-		
Input Filtering Time	t _{FIL,IN}		150	250	350	ns	
Dead Time	DT	HIN and LIN inputs without external dead time	300	500	700	115	
Dead-Time Matching(All Six Channels)	MDT	HIN and LIN inputs without external dead time	-	-	80		
Delay Matching(t _{ON} , t _{OFF} , All Six Channels)	МТ	HIN and LIN inputs with external dead time >2us	-	-	80		
Output Pulse-Width Matching	PM	PW _{IN} =5us, PM=PW _{OUT} -PW _{IN}	-	-	80		
Enable low to output shutdown propagation delay	t _{EN}	$V_{\text{HINU,V,W}} \text{ or } V_{\text{LINU,V,W}}$ =0V, V _{EN} = 0 V ,V _{HOU,V,W} or V _{LOU,V,W} =0	200	400	600	ns	
Enable input filter time	t _{FILTER,EN}		100	200		ns	
FAULT clear time	tFLTCLR	RCIN: R = 2 MΩ, C = 1 nF	1.2	1.6	2.0	ms	
ITRIP to output shutdown propagation delay	t _{ITRIP}	$ \begin{array}{l} V_{\text{HINU},V,W} \text{or } V_{\text{LINU},V,W} \\ = 5V, V_{\text{HOU},V,W} \text{or} \\ V_{\text{LOU},V,W} = 0, \ V_{\text{IT}} = 5 \ V \end{array} $	500	700	900	ns	
ITRIP blanking time	t _{BL}	V _{IT} = 5 V, V _{FAULT} "Low"		120		ns	
ITRIP to FAULT propagation delay	t _{FLT}	V _{IT} = 5 V, V _{FLT} "Low"	250	450	650	ns	





PACKAGE INFORMATION

28-PIN, SOP 300MIL



Notes:

All controlling dimensions are in millimeter.
Refer to JEDEC MS-013 AD.



IMPORTANT NOTICE

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian Dist., New Taipei City 23145, Taiwan Tel: 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw

- Athink in the con